The words contained in this file might help you see if this file matches what you are looking for:
...Ece hardware organization and design part verilog tutorial http www ecs umass edu basic module endmodule engin examples labs lab e f html resources on the left side menu vlsicad asic world com index full adder cin a cout b fulladder sum input inputs output wire w internal nets xor delay time of units or rise fall multiple ways implementing reg registers retain value always anytime change run process begin...